igt@kms_async_flips@test-time-stamp - fail - Failed assertion: vbl_time < data->flip_timestamp_us && vbl_time1 > data->flip_timestamp_us, Async flip time stamp is expected to be in between 2 vblank time stamps (#2574) · Issues · drm / intel

igt@kms_async_flips@test-time-stamp - fail - Failed assertion: vbl_time < data->flip_timestamp_us && vbl_time1 > data->flip_timestamp_us, Async flip time stamp is expected to be in between 2 vblank time stamps

https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_675/fi-tgl-u2/igt@kms_async_flips@test-time-stamp.html

Starting subtest: test-time-stamp
(kms_async_flips:1226) CRITICAL: Test assertion failure function test_timestamp, file ../tests/kms_async_flips.c:284:
(kms_async_flips:1226) CRITICAL: Failed assertion: vbl_time < data->flip_timestamp_us && vbl_time1 > data->flip_timestamp_us
(kms_async_flips:1226) CRITICAL: Async flip time stamp is expected to be in between 2 vblank time stamps
Subtest test-time-stamp failed.

To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information