Skip to content
GitLab
Projects Groups Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
  • intel intel
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Issues 767
    • Issues 767
    • List
    • Boards
    • Service Desk
    • Milestones
  • Analytics
    • Analytics
    • Value stream
  • Wiki
    • Wiki
  • Activity
  • Create a new issue
  • Issue Boards
Collapse sidebar
  • drm
  • intelintel
  • Issues
  • #1911
Closed
Open
Issue created May 20, 2020 by LAKSHMINARAYANA VUDUM@l4kshmiReporter

igt@kms_psr2_su| igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-4 - skip - Test requirement: r, PSR2 can not be enabled, SKIP

https://intel-gfx-ci.01.org/tree/drm-tip/IGT_5660/shard-tglb3/igt@kms_psr2_su@page_flip.html

IGT-Version: 1.25-gbf43e3e45 (x86_64) (Linux: 5.7.0-rc5-CI-CI_DRM_8502+ x86_64)
Test requirement not met in function __real_main234, file ../tests/kms_psr2_su.c:262:
Test requirement: r
PSR2 can not be enabled
Subtest page_flip: SKIP

https://intel-gfx-ci.01.org/tree/drm-tip/IGT_5660/shard-tglb3/boot12.txt

<7>[    6.284907] i915 0000:00:02.0: [drm:intel_dp_read_dpcd [i915]] DPCD: 14 0a 82 41 00 00 01 c0 02 00 00 00 0f 09 80
<7>[    6.285393] [drm:drm_dp_read_desc] DP sink: OUI 00-1c-f8 dev-ID \003\010UA\023\001 HW-rev 10.0 SW-rev 1.40 quirks 0x0000
<7>[    6.288203] i915 0000:00:02.0: [drm:intel_dp_init_connector [i915]] eDP DPCD: 04 fb ff
<7>[    6.289121] i915 0000:00:02.0: [drm:intel_psr_init_dpcd [i915]] eDP panel supports PSR version 3
<7>[    6.290742] i915 0000:00:02.0: [drm:intel_psr_init_dpcd [i915]] PSR2 supported
Edited Mar 29, 2021 by LAKSHMINARAYANA VUDUM
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
Time tracking