Skip to content

GitLab

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
intel
intel
  • Project overview
    • Project overview
    • Details
    • Activity
  • Issues 659
    • Issues 659
    • List
    • Boards
    • Labels
    • Service Desk
    • Milestones
  • Operations
    • Operations
    • Incidents
  • Analytics
    • Analytics
    • Value Stream
  • Wiki
    • Wiki
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Create a new issue
  • Issue Boards
  • drm
  • intelintel
  • Issues
  • #1791

Closed
Open
Opened Apr 25, 2020 by LAKSHMINARAYANA VUDUM@l4kshmiReporter

igt@i915_selftest@live@gt_pm - dmesg-fail - UP interrupt not recorded for spinner, live_rps_interrupt failed with error -\d+

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_8362/fi-bsw-nick/igt@i915_selftest@live@gt_pm.html#dmesg-warnings144

<3> [194.748252] vecs0: UP interrupt not recorded for spinner, pm_iir:0, prev_up:5493, up_threshold:5cc6, up_ei:61a8
<6> [193.962715] i915: Running intel_gt_pm_live_selftests/live_rps_power
<6> [193.962782] i915: Running intel_gt_pm_live_selftests/live_rps_interrupt
<3> [194.748252] vecs0: UP interrupt not recorded for spinner, pm_iir:0, prev_up:5493, up_threshold:5cc6, up_ei:61a8
<3> [194.762507] i915/intel_gt_pm_live_selftests: live_rps_interrupt failed with error -22
<7> [194.762727] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling display
<7> [194.763234] i915 0000:00:02.0: [drm:intel_vga_redisable_power_on [i915]] Something enabled VGA plane, disabling it
<7> [194.764362] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling dpio-common-bc
<7> [194.764728] i915 0000:00:02.0: [drm:chv_dpio_cmn_power_well_enable [i915]] Enabled DPIO PHY0 (PHY_CONTROL=0x050007fd)
<7> [194.766290] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling dpio-common-d
<7> [194.766724] i915 0000:00:02.0: [drm:chv_dpio_cmn_power_well_enable [i915]] Enabled DPIO PHY1 (PHY_CONTROL=0x050007ff)
<7> [194.767950] intel_gt_set_wedged called from i915_driver_remove+0x55/0xf0 [i915]
<7> [194.842133] intel_gt_set_wedged called from intel_gt_set_wedged_on_init+0x15/0x20 [i915]
<4> [194.932608] i915: probe of 0000:00:02.0 failed with error -22
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
None
Reference: drm/intel#1791