Skip to content

igt@i915_selftest@live@hangcheck - Dmesg- fail - i915/intel_hangcheck_live_selftests: igt_reset_queue failed with error.*

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13647/fi-skl-guc/igt@i915_selftest@live@hangcheck.html#dmesg-warnings944

<7> [290.839986] i915 0000:00:02.0: [drm:guc_enable_communication [i915]] GT0: GUC: communication enabled
<6> [290.840163] i915 0000:00:02.0: [drm] GT0: GUC: submission disabled
<6> [290.840165] i915 0000:00:02.0: [drm] GT0: GUC: SLPC disabled
<3> [290.840345] Fence error status not zero [-4] after unrelated reset
<3> [290.851612] i915/intel_hangcheck_live_selftests: igt_reset_queue failed with error -22
<7> [290.851646] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling PW_2
<7> [290.851894] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling DDI_IO_A_E
<7> [290.852066] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling DDI_IO_B
<7> [290.852234] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling DDI_IO_C
<7> [290.852422] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling DDI_IO_D
<7> [290.881591] intel_gt_set_wedged called from intel_gt_set_wedged_on_fini+0xd/0x30 [i915]
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information