Skip to content

igt@i915_selftest@live@gt_mocs - incomplete - DRHD: handling fault status reg 2

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_12745/bat-dg2-11/igt@i915_selftest@live@gt_mocs.html

<7> [268.045554] i915 0000:00:02.0: [drm:intel_guc_context_reset_process_msg [i915]] GT0: GUC: Got context reset notification: 0x1004 on rcs0, exiting = no, banned = no
<4> [268.046387] dmar_fault: 13637 callbacks suppressed
<3> [268.046389] DMAR: DRHD: handling fault status reg 2
<3> [268.046409] DMAR: [DMA Read NO_PASID] Request device [00:02.0] fault addr 0xfd3d1000 [fault reason 0x06] PTE Read access is not set
<3> [268.046490] DMAR: DRHD: handling fault status reg 2
<3> [268.046496] DMAR: [DMA Read NO_PASID] Request device [00:02.0] fault addr 0xfd3d1000 [fault reason 0x06] PTE Read access is not set
<3> [268.047213] DMAR: DRHD: handling fault status reg 2
<3> [268.047220] DMAR: [DMA Read NO_PASID] Request device [00:02.0] fault addr 0xfd3d1000 [fault reason 0x06] PTE Read access is not set
<3> [268.047458] DMAR: DRHD: handling fault status reg 2
<7> [268.099229] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling PW_B
<7> [268.099527] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling PW_C
<7> [268.099711] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling PW_D
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information