Skip to content

igt@i915_selftest@live@gt_heartbeat - dmesg-fail - i915/intel_heartbeat_live_selftests: live_idle_flush failed with error -22

https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_1252/fi-tgl-dsi/igt@i915_selftest@live@gt_heartbeat.html

<7> [1106.919771] [drm:drm_client_modeset_probe] picking CRTCs for 16384x16384 config
<3> [1106.920489] *ERROR* pulse 	count: 0
<3> [1106.920815] *ERROR* pulse 	preallocated barriers? no
<7> [1106.920787] i915 0000:00:02.0: [drm:__drm_fb_helper_initial_config_and_unlock [drm_kms_helper]] test CRTC 0 primary plane
<7> [1106.921262] i915 0000:00:02.0: [drm:__drm_fb_helper_initial_config_and_unlock [drm_kms_helper]] test CRTC 1 primary plane
<7> [1106.921393] i915 0000:00:02.0: [drm:__drm_fb_helper_initial_config_and_unlock [drm_kms_helper]] test CRTC 2 primary plane
<7> [1106.921515] i915 0000:00:02.0: [drm:__drm_fb_helper_initial_config_and_unlock [drm_kms_helper]] test CRTC 3 primary plane
<6> [1106.921645] i915 0000:00:02.0: [drm] Cannot find any crtc or sizes
<3> [1106.921934] i915/intel_heartbeat_live_selftests: live_idle_flush failed with error -22
<7> [1106.922542] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling DC_off
<7> [1106.925224] i915 0000:00:02.0: [drm:gen9_set_dc_state.part.15 [i915]] Setting DC state from 02 to 00
<7> [1106.927735] i915 0000:00:02.0: [drm:check_phy_reg [i915]] Combo PHY A reg 001628a0 state mismatch: current 9003575c mask e0000000 expected a0000000
<7> [1106.929704] i915 0000:00:02.0: [drm:icl_verify_procmon_ref_values [i915]] Combo PHY A Voltage/Process Info : 0.85V dot0 (low-voltage)
<7> [1106.931768] i915 0000:00:02.0: [drm:check_phy_reg [i915]] Combo PHY B reg 0006c8a0 state mismatch: current 9003501c mask e0000000 expected a0000000
<7> [1106.933388] i915 0000:00:02.0: [drm:icl_verify_procmon_ref_values [i915]] Combo PHY B Voltage/Process Info : 0.85V dot0 (low-voltage)
<7> [1106.935404] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling PW_2
<7> [1106.937128] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling PW_3
<7> [1106.939142] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling PW_4
<7> [1106.941155] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling PW_5
<7> [1107.013916] intel_gt_set_wedged called from intel_gt_set_wedged_on_fini+0x9/0x30 [i915]
<7> [1107.188069] i915 0000:00:02.0: [drm:drm_client_release] drm_fb_helper
<4> [1107.394425] i915: probe of 0000:00:02.0 failed with error -22
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information