Skip to content

igt@kms_cursor_crc@cursor-suspend@pipe-d-hdmi-a-4 - incomplete - PM: suspend entry (deep)

https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6683/shard-dg1-13/igt@kms_cursor_crc@cursor-suspend@pipe-d-hdmi-a-4.html

<7> [230.566655] i915 0000:03:00.0: [drm:verify_single_dpll_state.isra.36 [i915]] DPLL 0
<7> [230.566750] i915 0000:03:00.0: [drm:verify_single_dpll_state.isra.36 [i915]] DPLL 1
<7> [230.566843] i915 0000:03:00.0: [drm:verify_single_dpll_state.isra.36 [i915]] DPLL 2
<7> [230.566935] i915 0000:03:00.0: [drm:verify_single_dpll_state.isra.36 [i915]] DPLL 3
<7> [230.567029] i915 0000:03:00.0: [drm:gen9_dbuf_slices_update [i915]] Updating dbuf slices to 0x3
<7> [230.567169] i915 0000:03:00.0: [drm:intel_enable_shared_dpll [i915]] enable DPLL 2 (active 0x8, on? 0) for [CRTC:305:pipe D]
<7> [230.567293] i915 0000:03:00.0: [drm:intel_enable_shared_dpll [i915]] enabling DPLL 2
<7> [230.567434] i915 0000:03:00.0: [drm:intel_power_well_enable [i915]] enabling DDI_IO_TC2
<7> [230.567601] i915 0000:03:00.0: [drm:intel_enable_transcoder [i915]] enabling pipe D
<7> [230.585301] i915 0000:03:00.0: [drm:gen9_dbuf_slices_update [i915]] Updating dbuf slices to 0x3
<7> [230.585718] i915 0000:03:00.0: [drm:verify_connector_state [i915]] [CONNECTOR:351:HDMI-A-4]
<7> [230.585860] i915 0000:03:00.0: [drm:intel_modeset_verify_crtc [i915]] [CRTC:305:pipe D]
<7> [230.586283] i915 0000:03:00.0: [drm:verify_single_dpll_state.isra.36 [i915]] DPLL 2
<7> [230.635442] i915 0000:03:00.0: [drm:i915_fifo_underrun_reset_write [i915]] Re-arming FIFO underruns on pipe D
<7> [230.642504] [drm:eb_lookup_vmas [i915]] EINVAL at eb_validate_vma:504
<7> [230.642647] i915 0000:03:00.0: [drm:i915_gem_context_create_ioctl [i915]] HW context 1 created
<7> [230.642753] i915 0000:03:00.0: [drm:i915_gem_context_create_ioctl [i915]] HW context 1 created
<7> [230.642887] [drm:eb_lookup_vmas [i915]] EINVAL at eb_validate_vma:504
<7> [230.656126] [drm:eb_lookup_vmas [i915]] EINVAL at eb_validate_vma:504
<7> [230.656329] i915 0000:03:00.0: [drm:i915_gem_context_create_ioctl [i915]] HW context 1 created
<7> [230.656432] i915 0000:03:00.0: [drm:i915_gem_context_create_ioctl [i915]] HW context 1 created
<7> [230.656566] [drm:eb_lookup_vmas [i915]] EINVAL at eb_validate_vma:504
<7> [230.661766] i915 0000:03:00.0: [drm:i915_fifo_underrun_reset_write [i915]] Re-arming FIFO underruns on pipe D
<7> [230.718721] [drm:drm_mode_setcrtc] [CRTC:305:pipe D]
<7> [230.718790] [drm:drm_mode_setcrtc] [CONNECTOR:351:HDMI-A-4]
<7> [230.735452] i915 0000:03:00.0: [drm:skl_compute_wm [i915]] [PLANE:301:cursor D]   level  wm0, wm1, wm2, wm3, wm4, wm5, wm6, wm7, twm, swm, stwm -> *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7,*twm, swm, stwm
<7> [230.735545] i915 0000:03:00.0: [drm:skl_compute_wm [i915]] [PLANE:301:cursor D]   lines    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->    2,   5,   5,   5,   8,   8,   9,  10,   0,   0,    0
<7> [230.735633] i915 0000:03:00.0: [drm:skl_compute_wm [i915]] [PLANE:301:cursor D]  blocks    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->    6,  16,  16,  16,  25,  25,  28,  31,  20,   0,    0
<7> [230.735720] i915 0000:03:00.0: [drm:skl_compute_wm [i915]] [PLANE:301:cursor D] min_ddb    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->    8,  19,  19,  19,  29,  29,  32,  36,  21,   0,    0
<6> [230.840300] PM: suspend entry (deep)
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information