Skip to content

igt@kms_cursor_legacy@[flip-vs-cursor | cursor-vs-flip]@atomic-transitions-varying-size - incomplete - No warnings/errors

https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6604/shard-skl6/igt@kms_cursor_legacy@flip-vs-cursor@atomic-transitions-varying-size.html

<6> [1149.315866] [IGT] kms_cursor_legacy: starting dynamic subtest atomic-transitions-varying-size
<7> [1149.326643] [drm:drm_mode_addfb2] [FB:133]
<7> [1149.486933] [drm:drm_mode_addfb2] [FB:134]
<7> [1149.490075] [drm:drm_mode_addfb2] [FB:135]
<7> [1149.497286] [drm:drm_mode_addfb2] [FB:136]
<7> [1149.693013] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] ddb (   0 -    0) -> (   0 -  859), size    0 ->  859
<7> [1149.693842] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:39:plane 2A] ddb (   0 -  859) -> (   0 -    0), size  859 ->    0
<7> [1149.694679] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]   level  wm0, wm1, wm2, wm3, wm4, wm5, wm6, wm7, twm, swm, stwm -> *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7, twm, swm, stwm
<7> [1149.695640] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]   lines    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->    0,   2,   3,   4,   7,   8,   9,  10,   0,   0,    0
<7> [1149.696305] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]  blocks    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->    5,  40,  58,  66, 127, 155, 166, 198,   0,   0,    0
<7> [1149.697194] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] min_ddb    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->    6,  41,  59,  67, 128, 156, 167, 199,   0,   0,    0
<7> [1149.698146] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:39:plane 2A]   level *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7, twm, swm, stwm ->  wm0, wm1, wm2, wm3, wm4, wm5, wm6, wm7, twm, swm, stwm
<7> [1149.699467] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:39:plane 2A]   lines    0,   2,   3,   4,   7,   8,   9,  10,   0,   0,    0 ->    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0
<7> [1149.700672] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:39:plane 2A]  blocks    5,  40,  58,  66, 127, 155, 166, 198,   0,   0,    0 ->    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0
<7> [1149.701909] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:39:plane 2A] min_ddb    6,  41,  59,  67, 128, 156, 167, 199,   0,   0,    0 ->    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0
<7> [1149.734257] i915 0000:00:02.0: [drm:i915_fifo_underrun_reset_write [i915]] Re-arming FIFO underruns on pipe A
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information