Skip to content

[CI][BAT][guc] live_gt_pm *ERROR* vcs'\d reset request timed out: {request: 00000001, RESET_CTL: 00000001}

Submitted by LAKSHMINARAYANA VUDUM @l4kshmi

Assigned to Daniele Ceraolo Spurio @dceraolo

Link to original bug (#112205)

Description

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7246/fi-icl-guc/igt@i915_selftest@live_gt_heartbeat.html
<3> [572.868837] [drm:gen8_reset_engines [i915]] ERROR vcs'0 reset request timed out: {request: 00000001, RESET_CTL: 00000001}
<3> [572.869634] [drm:gen8_reset_engines [i915]] ERROR vcs'0 reset request timed out: {request: 00000001, RESET_CTL: 00000001}
<3> [572.870383] [drm:gen8_reset_engines [i915]] ERROR vcs'2 reset request timed out: {request: 00000001, RESET_CTL: 00000001}
<3> [572.871128] [drm:gen8_reset_engines [i915]] ERROR vecs'0 reset request timed out: {request: 00000001, RESET_CTL: 00000001}

To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information