igt@i915_selftest@live@.* - incomplete

https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6401/bat-jsl-1/igt@i915_selftest@live@perf.html
<6> [812.181526] [IGT] i915_selftest: starting dynamic subtest perf
<5> [812.338139] Setting dangerous option live_selftests - tainting kernel
<7> [812.458184] i915 0000:00:02.0: [drm:i915_driver_probe [i915]] WOPCM: 2048K
<7> [812.458875] i915 0000:00:02.0: [drm:intel_uc_init_early [i915]] enable_guc=0 (guc:no submission:no huc:no slpc:no)
<7> [812.459222] i915 0000:00:02.0: [drm:intel_pch_type [i915]] Found Jasper Lake PCH
<7> [812.459462] i915 0000:00:02.0: [drm:intel_power_domains_init [i915]] Allowed DC state mask 0a
<7> [812.460125] i915 0000:00:02.0: [drm:intel_uncore_init_mmio [i915]] unclaimed mmio detected on uncore init, clearing
<7> [812.460411] i915 0000:00:02.0: [drm:intel_device_info_runtime_init [i915]] rawclk rate: 19200 kHz
<7> [812.461511] i915 0000:00:02.0: [drm:intel_engines_init_mmio [i915]] vdbox enable: 0001, instances: 0001
<7> [812.461779] i915 0000:00:02.0: [drm:intel_engines_init_mmio [i915]] vebox enable: 0001, instances: 0001
<7> [812.462517] i915 0000:00:02.0: [drm:i915_ggtt_probe_hw [i915]] GGTT size = 4096M
<7> [812.462879] i915 0000:00:02.0: [drm:i915_ggtt_probe_hw [i915]] GMADR size = 256M
<7> [812.463127] i915 0000:00:02.0: [drm:i915_ggtt_probe_hw [i915]] DSM size = 60M
<6> [812.463358] i915 0000:00:02.0: [drm] VT-d active for gfx access
<6> [812.463399] i915 0000:00:02.0: vgaarb: deactivate vga console
<6> [812.463974] i915 0000:00:02.0: [drm] Transparent Hugepage mode 'huge=within_size'
<7> [812.464215] i915 0000:00:02.0: [drm:i915_gem_init_stolen [i915]] GEN6_STOLEN_RESERVED = 0x000000007fa000c7
<7> [812.464482] i915 0000:00:02.0: [drm:i915_gem_init_stolen [i915]] Memory reserved for graphics device: 61440K, usable: 59392K
<7> [812.465050] i915 0000:00:02.0: [drm:intel_gvt_init [i915]] GVT-g is disabled by kernel params
<7> [812.465319] i915 0000:00:02.0: [drm:intel_opregion_setup [i915]] graphic opregion physical addr: 0x76f03018
<7> [812.465697] i915 0000:00:02.0: [drm:intel_opregion_setup [i915]] ACPI OpRegion version 2.1.0
<7> [812.465965] i915 0000:00:02.0: [drm:intel_opregion_setup [i915]] Public ACPI methods supported
<7> [812.466238] i915 0000:00:02.0: [drm:intel_opregion_setup [i915]] SWSCI Mailbox #2 present for opregion v2.x
<7> [812.466512] i915 0000:00:02.0: [drm:intel_opregion_setup [i915]] SWSCI supported
<7> [812.477523] i915 0000:00:02.0: [drm:intel_opregion_setup [i915]] SWSCI GBDA callbacks 00000cb3, SBCB callbacks 00300583
<7> [812.477862] i915 0000:00:02.0: [drm:intel_opregion_setup [i915]] ASLE supported
<7> [812.478124] i915 0000:00:02.0: [drm:intel_opregion_setup [i915]] ASLE extension supported
<7> [812.478376] i915 0000:00:02.0: [drm:intel_opregion_setup [i915]] Found valid VBT in ACPI OpRegion (Mailbox #4)
<7> [812.478663] i915 0000:00:02.0: [drm:skl_get_dram_info [i915]] DRAM type: DDR4
<7> [812.478926] i915 0000:00:02.0: [drm:skl_dram_get_dimm_info [i915]] CH0 DIMM L size: 128 Gb, width: X8, ranks: 2, 16Gb DIMMs: no
<7> [812.479182] i915 0000:00:02.0: [drm:skl_dram_get_dimm_info [i915]] CH0 DIMM S size: 0 Gb, width: X0, ranks: 0, 16Gb DIMMs: no
<7> [812.479416] i915 0000:00:02.0: [drm:skl_dram_get_channel_info [i915]] CH0 ranks: 2, 16Gb DIMMs: no
<7> [812.479683] i915 0000:00:02.0: [drm:skl_dram_get_dimm_info [i915]] CH1 DIMM L size: 128 Gb, width: X8, ranks: 2, 16Gb DIMMs: no
<7> [812.479926] i915 0000:00:02.0: [drm:skl_dram_get_dimm_info [i915]] CH1 DIMM S size: 0 Gb, width: X0, ranks: 0, 16Gb DIMMs: no
<7> [812.480149] i915 0000:00:02.0: [drm:skl_dram_get_channel_info [i915]] CH1 ranks: 2, 16Gb DIMMs: no
<7> [812.480382] i915 0000:00:02.0: [drm:skl_get_dram_info [i915]] Memory configuration is symmetric? yes
<7> [812.480763] i915 0000:00:02.0: [drm:intel_dram_detect [i915]] DRAM channels: 2
<7> [812.480983] i915 0000:00:02.0: [drm:i915_driver_probe [i915]] Watermark level 0 adjustment needed: no
<7> [812.481225] i915 0000:00:02.0: [drm:icl_get_qgv_points.constprop.11 [i915]] QGV 0: DCLK=2134 tRP=15 tRDPRE=8 tRAS=35 tRCD=15 tRC=50
<7> [812.481497] i915 0000:00:02.0: [drm:icl_get_qgv_points.constprop.11 [i915]] QGV 1: DCLK=2934 tRP=21 tRDPRE=12 tRAS=47 tRCD=21 tRC=68
<7> [812.481799] i915 0000:00:02.0: [drm:icl_get_qgv_points.constprop.11 [i915]] QGV 2: DCLK=2401 tRP=17 tRDPRE=9 tRAS=39 tRCD=17 tRC=56
<7> [812.482067] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW0 / QGV 0: num_planes=4 deratedbw=9834
<7> [812.482325] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW0 / QGV 1: num_planes=4 deratedbw=9941
<7> [812.482582] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW0 / QGV 2: num_planes=4 deratedbw=9878
<7> [812.482884] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW1 / QGV 0: num_planes=2 deratedbw=14899
<7> [812.483169] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW1 / QGV 1: num_planes=2 deratedbw=16488
<7> [812.483441] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW1 / QGV 2: num_planes=2 deratedbw=15583
<7> [812.483743] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW2 / QGV 0: num_planes=1 deratedbw=20069
<7> [812.484021] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW2 / QGV 1: num_planes=1 deratedbw=23719
<7> [812.484289] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW2 / QGV 2: num_planes=1 deratedbw=21483
<7> [812.484561] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW3 / QGV 0: num_planes=1 deratedbw=24280
<7> [812.484867] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW3 / QGV 1: num_planes=1 deratedbw=25000
<7> [812.485130] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW3 / QGV 2: num_planes=1 deratedbw=25000
<7> [812.485390] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW4 / QGV 0: num_planes=1 deratedbw=25000
<7> [812.485686] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW4 / QGV 1: num_planes=1 deratedbw=25000
<7> [812.485968] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW4 / QGV 2: num_planes=1 deratedbw=25000
<7> [812.486237] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW5 / QGV 0: num_planes=1 deratedbw=25000
<7> [812.486506] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW5 / QGV 1: num_planes=1 deratedbw=25000
<7> [812.486804] i915 0000:00:02.0: [drm:icl_get_bw_info.constprop.10 [i915]] BW5 / QGV 2: num_planes=1 deratedbw=25000
<7> [812.487627] i915 0000:00:02.0: [drm:intel_bios_init [i915]] Set default to SSC at 120000 kHz
<7> [812.487939] i915 0000:00:02.0: [drm:intel_bios_init [i915]] VBT signature "$VBT JASPERLAKE     ", BDB version 228
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Admin message

igt@i915_selftest@live@.* - incomplete
