Skip to content

igt@i915_selftest@live@gt_heartbeat - dmesg-fail - *ERROR* pulse active pulse_active.*, *ERROR* pulse count: 0

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11343/fi-cfl-8700k/igt@i915_selftest@live@gt_heartbeat.html

<6> [160.913034] i915: Running intel_heartbeat_live_selftests/live_idle_pulse
<7> [160.913080] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:89:cursor C]   level  wm0, wm1, wm2, wm3, wm4, wm5, wm6, wm7, twm, swm, stwm ->  wm0, wm1, wm2, wm3, wm4, wm5, wm6, wm7, twm, swm, stwm
<7> [160.913218] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:89:cursor C]   lines    1,   1,   1,   1,   1,   1,   1,   1,   1,   0,    0 ->    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0
<7> [160.913319] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:89:cursor C]  blocks    7,   7,   7,   7,   7,   7,   7,   7,   7,   0,    0 ->    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0
<7> [160.913402] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:89:cursor C] min_ddb    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0
<3> [160.913598] vecs0: heartbeat pulse did not flush idle tasks
<3> [160.913602] *ERROR* pulse active pulse_active [i915]:pulse_retire [i915]
<3> [160.913805] *ERROR* pulse 	count: 0
<3> [160.913807] *ERROR* pulse 	preallocated barriers? no
<3> [160.913848] i915/intel_heartbeat_live_selftests: live_idle_pulse failed with error -22
<7> [160.913857] [drm:drm_client_modeset_probe]
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information