Skip to content

igt@i915_selftest@live@workarounds - dmesg-fail - *ERROR* check_whitelist timed out, cancelling all in-flight rendering, i915/intel_workarounds_live_selftests: live_reset_whitelist failed with error -5

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11120/re-adlp-pub3/igt@i915_selftest@live@workarounds.html

<6> [96.438543] i915 0000:00:02.0: [drm] HuC authenticated
<6> [96.439031] i915 0000:00:02.0: [drm] GuC submission enabled
<6> [96.439033] i915 0000:00:02.0: [drm] GuC SLPC enabled
<3> [96.644075] i915 0000:00:02.0: [drm] *ERROR* check_whitelist timed out, cancelling all in-flight rendering.
<7> [96.644130] intel_gt_set_wedged called from process_one_work+0x275/0x5c0
<3> [96.645451] Whitelist not preserved in context across device reset!
<3> [96.658890] i915/intel_workarounds_live_selftests: live_reset_whitelist failed with error -5
<7> [96.658914] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well 2
<7> [96.659057] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well A
<7> [96.659177] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well B
<7> [96.659296] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well C
<7> [96.659408] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well D
<7> [96.719063] i915 0000:00:02.0: [drm:drm_client_release] drm_fb_helper
<7> [96.719247] i915 0000:00:02.0: [drm:i915_hdcp_component_unbind [i915]] I915 HDCP comp unbind
<7> [96.719502] i915 0000:00:02.0: [drm:intel_pps_vdd_off_sync_unlocked [i915]] Turning [ENCODER:235:DDI A/PHY A] VDD off
<7> [96.719785] i915 0000:00:02.0: [drm:intel_pps_vdd_off_sync_unlocked [i915]] PP_STATUS: 0x00000000 PP_CONTROL: 0x00000060
<7> [96.719967] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling AUX A
<4> [96.753097] i915: probe of 0000:00:02.0 failed with error -5
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information