Skip to content

igt@kms_flip_tiling@flip-change-tiling@dp-1-pipe-a-y-to-yf-ccs - dmesg-warn - *ERROR* CPU pipe A FIFO underrun

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11016/shard-apl6/igt@kms_flip_tiling@flip-change-tiling@dp-1-pipe-a-y-to-yf-ccs.html

<6> [177.928061] [IGT] kms_flip_tiling: starting dynamic subtest DP-1-pipe-A-Y-to-Yf-CCS
<7> [177.941917] [drm:drm_mode_addfb2] [FB:133]
<3> [177.971418] i915 0000:00:02.0: [drm] *ERROR* CPU pipe A FIFO underrun
<7> [177.971759] i915 0000:00:02.0: [drm:intel_fbc_underrun_work_fn [i915]] Disabling FBC due to FIFO underrun.
<7> [177.977454] i915 0000:00:02.0: [drm:__intel_fbc_disable [i915]] Disabling FBC on [PLANE:31:plane 1A]
<7> [178.028053] [drm:drm_mode_addfb2] [FB:134]
<7> [178.127079] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]   level *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7, twm, swm, stwm -> *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7, twm, swm, stwm
<7> [178.127521] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]   lines    0,   1,   1,   2,   2,   2,   2,   2,   0,   0,    0 ->    0,  16,  16,  16,  16,  16,  16,  16,   0,   0,    0
<7> [178.127797] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]  blocks   10,  11,  12,  28,  28,  28,  28,  28,   0,   0,    0 ->  241, 241, 241, 241, 241, 241, 241, 241,   0,   0,    0
<7> [178.128016] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] min_ddb   11,  12,  13,  29,  29,  29,  29,  29,   0,   0,    0 ->  242, 242, 242, 242, 242, 242, 242, 242,   0,   0,    0
<7> [178.161068] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]   level *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7, twm, swm, stwm -> *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7, twm, swm, stwm
<7> [178.161422] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]   lines    0,  16,  16,  16,  16,  16,  16,  16,   0,   0,    0 ->    0,  16,  16,  16,  16,  16,  16,  16,   0,   0,    0
<7> [178.161672] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]  blocks  241, 241, 241, 241, 241, 241, 241, 241,   0,   0,    0 ->  121, 241, 241, 241, 241, 241, 241, 241,   0,   0,    0
<7> [178.161890] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] min_ddb  242, 242, 242, 242, 242, 242, 242, 242,   0,   0,    0 ->  122, 242, 242, 242, 242, 242, 242, 242,   0,   0,    0
<7> [178.177817] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]   level *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7, twm, swm, stwm -> *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7, twm, swm, stwm
<7> [178.178086] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]   lines    0,  16,  16,  16,  16,  16,  16,  16,   0,   0,    0 ->    0,  16,  16,  16,  16,  16,  16,  16,   0,   0,    0
<7> [178.178812] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A]  blocks  121, 241, 241, 241, 241, 241, 241, 241,   0,   0,    0 ->  241, 241, 241, 241, 241, 241, 241, 241,   0,   0,    0
<7> [178.179568] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] min_ddb  122, 242, 242, 242, 242, 242, 242, 242,   0,   0,    0 ->  242, 242, 242, 242, 242, 242, 242, 242,   0,   0,    0
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information