Skip to content

[CI][SHARDS] igt@i915_pm_sseu@full-enable - Fail - Failed assertion: stat->info.eu_total <= stat->hw.eu_total

Submitted by LAKSHMINARAYANA VUDUM @l4kshmi

Assigned to Intel GFX Bugs mailing list

Link to original bug (#110584)

Description

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_6014/shard-skl8/igt@i915_pm_sseu@full-enable.html

Starting subtest: full-enable
(i915_pm_sseu:2360) CRITICAL: Test assertion failure function check_full_enable, file ../tests/i915/i915_pm_sseu.c:344:
(i915_pm_sseu:2360) CRITICAL: Failed assertion: stat->info.eu_total <= stat->hw.eu_total
(i915_pm_sseu:2360) CRITICAL: error: 24 > 0
Subtest full-enable failed.
**** DEBUG ****
: no
(i915_pm_sseu:2360) DEBUG: Has Subslice Power Gating: no
(i915_pm_sseu:2360) DEBUG: Has EU Power Gating: yes
(i915_pm_sseu:2360) DEBUG: SSEU Device Status
(i915_pm_sseu:2360) DEBUG: Enabled Slice Mask: 0001
(i915_pm_sseu:2360) DEBUG: Enabled Slice Total: 1
(i915_pm_sseu:2360) DEBUG: Enabled Subslice Total: 3
(i915_pm_sseu:2360) DEBUG: Enabled Slice0 subslices: 3
(i915_pm_sseu:2360) DEBUG: Enabled EU Total: 0
(i915_pm_sseu:2360) DEBUG: Enabled EU Per Subslice: 0
(i915_pm_sseu:2360) CRITICAL: Test assertion failure function check_full_enable, file ../tests/i915/i915_pm_sseu.c:344:
(i915_pm_sseu:2360) CRITICAL: Failed assertion: stat->info.eu_total <= stat->hw.eu_total
(i915_pm_sseu:2360) CRITICAL: error: 24 > 0
(i915_pm_sseu:2360) igt_core-INFO: Stack trace:
(i915_pm_sseu:2360) igt_core-INFO: #0 ../lib/igt_core.c:1476 __igt_fail_assert()
(i915_pm_sseu:2360) igt_core-INFO: #1 (moved) ../tests/i915/i915_pm_sseu.c:345 check_full_enable()
(i915_pm_sseu:2360) igt_core-INFO: #2 ../tests/i915/i915_pm_sseu.c:379 full_enable()
(i915_pm_sseu:2360) igt_core-INFO: #3 (moved) ../tests/i915/i915_pm_sseu.c:397 __real_main388()
(i915_pm_sseu:2360) igt_core-INFO: #4 (moved) ../tests/i915/i915_pm_sseu.c:388 main()
(i915_pm_sseu:2360) igt_core-INFO: #5 (closed) ../csu/libc-start.c:344 __libc_start_main()
(i915_pm_sseu:2360) igt_core-INFO: #6 (closed) [_start+0x2a]
**** END ****
Subtest full-enable: FAIL (0.297s)

To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information