Skip to content

RKL: tiling-y tests - fail - Failed assertion: gen >= 6

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_8777/re-rkl-1/igt@kms_plane_lowres@pipe-a-tiling-y.html

Starting subtest: pipe-A-tiling-y
(kms_plane_lowres:1408) intel_batchbuffer-CRITICAL: Test assertion failure function igt_blitter_src_copy, file ../lib/intel_batchbuffer.c:863:
(kms_plane_lowres:1408) intel_batchbuffer-CRITICAL: Failed assertion: gen >= 6
Subtest pipe-A-tiling-y failed.
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information