Skip to content

igt@gem_tiled_fence_blits@normal - timeout - slow test

https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_457/fi-tgl-y/igt@gem_tiled_fence_blits@normal.html

Starting subtest: normal
Received signal SIGQUIT.
Stack trace: 
 #0 [fatal_sig_handler+0xd6]
 #1 [killpg+0x40]
 #2 [memcpy_from_wc_sse41+0x120]
 #3 [run_test+0x4aa]
 #4 [__real_main209+0xa5]
 #5 [main+0x27]
 #6 [__libc_start_main+0xe7]
 #7 [_start+0x2a]

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_8226/shard-apl1/igt@gem_tiled_fence_blits@normal.html

Starting subtest: normal
Received signal SIGQUIT.
Stack trace: 
 #0 [fatal_sig_handler+0xd6]
 #1 [killpg+0x40]
 #2 [memcpy_from_wc_sse41+0x125]
 #3 [run_test+0x4aa]
 #4 [__real_main209+0xa5]
 #5 [main+0x27]
 #6 [__libc_start_main+0xe7]
 #7 [_start+0x2a]

This issue is split from #1286 (closed).

To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information