1. 15 Feb, 2021 5 commits
  2. 09 Feb, 2021 2 commits
  3. 01 Feb, 2021 2 commits
  4. 14 Jan, 2021 1 commit
  5. 15 Dec, 2020 2 commits
  6. 10 Dec, 2020 2 commits
  7. 03 Dec, 2020 1 commit
  8. 01 Dec, 2020 1 commit
  9. 24 Nov, 2020 1 commit
  10. 18 Nov, 2020 1 commit
  11. 17 Nov, 2020 1 commit
  12. 16 Nov, 2020 1 commit
    • Xiaojian Du's avatar
      drm/amd/pm: add the fine grain tuning function for vangogh · c98ee897
      Xiaojian Du authored
      
      
      This patch is to add the fine grain tuning function for vangogh.
      This function uses the pp_od_clk_voltage sysfs file to configure the min
      and max value of gfx clock frequency or restore the default value.
      
      Command guide:
      echo "s level value" > pp_od_clk_voltage
              "s" - set the sclk frequency
              "level" - 0 or 1, "0" represents the min value,  "1" represents
              the max value
              "value" - the target value of sclk frequency, it should be
              limited in the safe range
      echo "r" > pp_od_clk_voltage
      	"r" - reset the sclk frequency, restore the default value
              instantly
      echo "c" > pp_od_clk_voltage
              "c" - commit the min and max value of sclk frequency to the system
              only after the commit command, the setting target values by "s" command
              will take effect.
      Example:
      1)check the default sclk frequency
      	$ cat pp_od_clk_voltage
      	OD_SCLK:
      	0:        200Mhz
      	1:       1400Mhz
      	OD_RANGE:
      	SCLK:     200MHz       1400MHz
      2)use "s" -- set command to configure the min or max sclk frequency
      	$ echo "s 0 600" > pp_od_clk_voltage
      	$ echo "s 1 1000" > pp_od_clk_voltage
      	$ echo "c" > pp_od_clk_voltage
              $ cat pp_od_clk_voltage
      	OD_SCLK:
      	0:        600Mhz
      	1:       1000Mhz
      	OD_RANGE:
      	SCLK:     200MHz       1400MHz
      3)use "r" -- reset command to restore the min and max sclk frequency
      	$ echo "r" > pp_od_clk_voltage
              $ cat pp_od_clk_voltage
      	OD_SCLK:
      	0:        200Mhz
      	1:       1400Mhz
      	OD_RANGE:
      	SCLK:     200MHz       1400MHz
      Signed-off-by: default avatarXiaojian Du <Xiaojian.Du@amd.com>
      Reviewed-by: default avatarEvan Quan <evan.quan@amd.com>
      Reviewed-by: Huang Rui's avatarHuang Rui <ray.huang@amd.com>
      Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
      c98ee897
  13. 13 Nov, 2020 1 commit
  14. 10 Nov, 2020 1 commit
  15. 04 Nov, 2020 1 commit
  16. 16 Oct, 2020 1 commit
  17. 15 Oct, 2020 1 commit
  18. 12 Oct, 2020 2 commits
  19. 05 Oct, 2020 1 commit
  20. 01 Oct, 2020 1 commit
  21. 25 Sep, 2020 1 commit
  22. 17 Sep, 2020 5 commits
  23. 03 Sep, 2020 2 commits
  24. 18 Aug, 2020 2 commits
  25. 14 Aug, 2020 1 commit